




32K×32 Synchronous burst SRAM


Features

- Organization: 32,768 words × 32 bits
- Fully synchronous pipelined operation
- Flow-through option (F version)
- Fast clocking speed: 100/75/66/60 MHz
- Fast clock to data access: 5.5/7/8.5/10 ns
- Self-timed write cycle
- On-chip address, control, and data registers
- Byte write enable & global write enable control
- Asynchronous output enable control
- ADSP, ADSC, ADV, MODE burst control pins
- Pentium™ or PowerPC™ count sequence
- Transparent logic support for 1 or 2 CPUs
- Single 3.3 ± 0.3V power supply
- 5V safe inputs
- ESD protection > 2000 volts
- Latch-up current > 200 mA

Logic block diagram



Pin arrangement



* FT, ZZ functionality on F version only; recommended for new designs.

Selection guide

	7C33232-10	7C33232-13	7C33232-15	7C33232-17	Unit
Minimum cycle time	10	13.3	15	16.6	ns
Maximum clock frequency	100	75	66	60	MHz
Maximum pipelined clock access time	5.5	7	8.5	10	ns
Maximum operating current	200	180	150	140	mA
Maximum standby current	30	30	30	30	mA
Maximum CMOS standby current (DC)	8	8	6	6	mA

Shaded areas contain preliminary information.



Functional description

The AS7C33232 is a high performance CMOS 1 Mbit synchronous Static Random Access Memory (SRAM) organized as 32,768 words × 32 bits and incorporates a 2-bit burst counter and output register. It is designed for high performance 3.3V Pentium™ and PowerPC™ cache applications.

Fast cycle times of 10/13/15/17 ns with output enable access times (t_{OE}) of 4/5/6/7 ns are ideal for 100, 75, 66, and 60 MHz bus frequencies. Three chip enable inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (\overline{ADSC}), or the processor address strobe (\overline{ADSP}). The burst advance pin (\overline{ADV}) allows subsequent internally generated burst addresses.

Read cycles are initiated with \overline{ADSP} (regardless of \overline{WE} and \overline{ADSC}) using the new external address clocked into the on-chip address register when \overline{ADSP} is sampled LOW, the chip enables are sampled active, and the output buffer is enabled with \overline{OE} . In a read operation the data accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven on the output pins on the next positive edge of CLK. \overline{ADV} is ignored on the clock edge that samples \overline{ADSP} asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when \overline{WE} is sampled HIGH, \overline{ADV} is sampled LOW, and both address strobes are HIGH. Burst operation is selectable with the MODE input. With MODE unconnected or driven HIGH, burst operations use a Pentium/486 count sequence. With MODE driven LOW the device uses a linear count sequence, suitable for PowerPC and many other applications (refer to the Burst sequence table on page 2).

Write cycles are performed by disabling the output buffers with \overline{OE} and asserting \overline{WE} . A global write enable \overline{GWE} writes all 32 bits regardless of the state of individual $\overline{WE0}$ – $\overline{WE3}$ inputs. Alternately, when \overline{GWE} is HIGH, one or more bytes may be written by asserting \overline{BWE} and the appropriate individual byte \overline{WE} signal(s). $\overline{WE0}$ controls I/O0-I/O7; $\overline{WE1}$ controls I/O8-I/O15; $\overline{WE2}$ controls I/O16-I/O23; and $\overline{WE3}$ controls I/O24-I/O31.

\overline{WE} is ignored on the clock edge that samples \overline{ADSP} LOW, but is sampled on all subsequent clock edges. Output buffers are disabled when \overline{WE} is sampled LOW (regardless of \overline{OE}). Data is clocked into the data input register when \overline{WE} is sampled LOW. Address is incremented internally to the next burst of address if \overline{WE} and \overline{ADV} are sampled LOW.

Read or write cycles may also be initiated with \overline{ADSC} instead of \overline{ADSP} . The differences between cycles initiated with \overline{ADSC} and \overline{ADSP} follow.

- \overline{ADSP} must be sampled HIGH when \overline{ADSC} is sampled LOW to initiate a cycle with \overline{ADSC} .
- \overline{WE} signals are sampled on the clock edge that samples \overline{ADSC} LOW (and \overline{ADSP} HIGH).
- Master chip select $\overline{CE1}$ blocks \overline{ADSP} , but not \overline{ADSC} .

The AS7C33232F incorporates a flow-through feature which makes the output registers transparent. Tying the \overline{FT} pin low enables flow-through mode and disables pipelined operation. The ZZ sleep mode in the AS7C33232F reduces power consumption in standby mode. The AS7C33232F is recommended for all new designs. The AS7C33232 operates from a single 3.3V±0.3V supply. The AS7C33232 is packaged in a 100-pin 14×20 mm PQFP or TQFP package.

Write enable truth table (per byte)

\overline{GWE}	\overline{BWE}	$\overline{WE_n}$	WRITE _n
L	X	X	T
X	L	L	T
H	H	X	F
H	L	H	F †

Key: X = Don't Care, L = LOW, H = HIGH.

† Valid read.

Asynchronous truth table

\overline{OE}	I/O [31:0]
L	Read data
H	HIGH-Z

Note: For write cycles that follow read cycles, output buffers must be disabled with \overline{OE} to prevent data bus contention.

Key: L = LOW, H = HIGH.

Burst sequence table

	Mode = HIGH/No Connect Pentium Count Sequence				Mode = LOW Linear Count Sequence			
	00	01	10	11	00	01	10	11
Start address	00	01	10	11	00	01	10	11
Second address	01	00	11	10	01	10	11	00
Third address	10	11	00	01	10	11	00	01
Fourth address	11	10	01	00	11	00	01	10

Note: The burst sequence wraps around to its initial state upon completion.



Signal descriptions

Signal	I/O	Properties	Description
CLK	I	CLOCK	Clock. All inputs except \overline{OE} are synchronous to this clock.
A0–A14	I	SYNC	Address. Sampled when all chip enables are active and \overline{ADSC} or \overline{ADSP} are asserted.
I/O0–I/O31	I/O	SYNC	Data. Driven as output when the chip is enabled and \overline{OE} is active.
$\overline{CE1}$	I	SYNC	Master chip enable. Sampled on clock edges when \overline{ADSP} or \overline{ADSC} is active. When $\overline{CE1}$ is inactive, \overline{ADSP} is blocked. Refer to the SYNCHRONOUS TRUTH TABLE for more information.
$\overline{CE2}$, $\overline{CE3}$	I	SYNC	Synchronous chip enables. Active HIGH and active LOW, respectively. Sampled on clock edges when \overline{ADSC} is active or when $\overline{CE1}$ and \overline{ADSP} are active.
\overline{ADSP}	I	SYNC	Address strobe processor. Asserted LOW to load a new bus address or to enter standby mode.
\overline{ADSC}	I	SYNC	Address strobe controller. Asserted LOW to load a new address or to enter standby mode.
\overline{ADV}	I	SYNC	Advance. Asserted LOW to continue burst read/write.
\overline{GWE}	I	SYNC default = HIGH	Global write enable. Asserted LOW to write all 32 bits. When HIGH, \overline{BWE} and $\overline{WE0}$ – $\overline{WE3}$ control write enable. This signal is internally pulled HIGH.
\overline{BWE}	I	SYNC default = LOW	Byte write enable. Asserted LOW with $\overline{GWE} = \text{HIGH}$ to enable effect of $\overline{WE0}$ – $\overline{WE3}$ inputs. This signal is internally pulled LOW.
$\overline{WE0}$ – $\overline{WE3}$	I	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE} = \text{HIGH}$ and $\overline{BWE} = \text{LOW}$. If any of $\overline{WE0}$ – $\overline{WE3}$ is active with $\overline{GWE} = \text{HIGH}$ and $\overline{BWE} = \text{LOW}$ the cycle is a write cycle. If all $\overline{WE0}$ – $\overline{WE3}$ are inactive the cycle is a read cycle.
\overline{OE}	I	ASYN	Asynchronous output enable. I/O pins are driven when \overline{OE} is active and the chip is synchronously enabled.
MODE	I	STATIC default = HIGH	Count mode. When driven HIGH, count sequence follows Intel XOR convention. When driven LOW, count sequence follows Motorola/linear convention. This signal is internally pulled HIGH. ¹⁸
\overline{FT}^\dagger	I	STATIC	Flow-through mode. When low, enables flow-through mode. Connect to V_{CC} if unused or for pipelined operation.
\overline{ZZ}^\dagger	I	ASYN	Sleep. Places device in low power mode; data is retained. Connect to GND if unused. ¹⁹

† These controls apply to the 7C33232F only, When using the 7C33232, pin 14 should be tied high and pin 64 should be tied low.

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V_{CC}	–0.5	+4.6	V
Input voltage relative to GND (input pins)	V_{IN}	–0.5	+6.0	V
Input voltage relative to GND (I/O pins)		–0.5	$V_{CC}+0.5$	V
Power dissipation	P_D	–	1.2	W
DC output current	I_{OUT}	–	30	mA
Storage temperature (plastic)	T_{stg}	–65	+150	°C
Temperature under bias	T_{bias}	–65	+135	°C

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

Capacitance¹

Parameter	Symbol	Signals	Test Conditions	Max	Unit
Input capacitance	C_{IN}	Address and control pins, MODE, ZZ	$V_{in} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O pins	$V_{in} = V_{out} = 0V$	7	pF



Synchronous truth table

CE1	CE2	CE3	ADSP	ADSC	ADV	WRITE _{En} [†]	OE	Address Accessed	CLK	Operation
H	X	X	X	L	X	X	X	NA	L to H	Deselect
L	L	X	L	X	X	X	X	NA	L to H	Deselect
L	L	X	H	L	X	X	X	NA	L to H	Deselect
L	X	H	L	X	X	X	X	NA	L to H	Deselect
L	X	H	H	L	X	X	X	NA	L to H	Deselect
L	H	L	L	X	X	F	L	External	L to H	Begin read
L	H	L	L	X	X	F	H	External	L to H	Begin read
L	H	L	H	L	X	F	L	External	L to H	Begin read
L	H	L	H	L	X	F	H	External	L to H	Begin read
X	X	X	H	H	L	F	L	Next	L to H	Cont. read
X	X	X	H	H	L	F	H	Next	L to H	Cont. read
X	X	X	H	H	H	F	L	Current	L to H	Suspend read
X	X	X	H	H	H	F	H	Current	L to H	Suspend read
H	X	X	X	H	L	F	L	Next	L to H	Cont. read
H	X	X	X	H	L	F	H	Next	L to H	Cont. read
H	X	X	X	H	H	F	L	Current	L to H	Suspend read
H	X	X	X	H	H	F	H	Current	L to H	Suspend read
L	H	L	H	L	X	T	X	External	L to H	Begin write
X	X	X	H	H	L	T	X	Next	L to H	Cont. write
H	X	X	X	H	L	T	X	Next	L to H	Cont. write
X	X	X	H	H	H	T	H	Current	L to H	Suspend write
H	X	X	X	H	H	T	H	Current	L to H	Suspend write

Key: X = Don't Care, L = LOW, H = HIGH, T = TRUE, F = FALSE.

[†] See write enable truth table for detailed information.

DC operating conditions

Parameter	Symbol	Test Conditions	-10		-13		-15		-17		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
Input leakage current	I _{LI}	V _{CC} = Max, V _{in} = GND to V _{CC}	-	2	-	2	-	2	-	2	μA
Output leakage current	I _{LO}	OE ≥ V _{IH} , V _{CC} = Max, V _{out} = GND to V _{CC}	-	2	-	2	-	2	-	2	μA
Operating power supply current	I _{CC} ¹⁴	CE1 = V _{IL} , CE2 = V _{IH} , CE3 = V _{IL} , f = f _{max} , I _{out} = 0 mA	-	200	-	180	-	150	-	140	mA
Standby power supply current	I _{SB}	Deselected, f = f _{max}	-	30	-	30	-	30	-	30	mA
	I _{SB1}	Deselected, f = 0, all V _{IN} ≤ 0.2V or ≥ V _{CC} - 0.2V	-	6	-	6	-	6	-	6	mA
	I _{SB2}	ZZ > V _{IH}	-	4	-	4	-	4	-	4	mA
Output voltage	V _{OL}	I _{OL} = 5 mA, V _{CC} = Max	-	0.4	-	0.4	-	0.4	-	0.4	V
	V _{OH}	I _{OH} = -5 mA, V _{CC} = Min	2.4	-	2.4	-	2.4	-	2.4	-	V

Shaded areas contain preliminary information.




Recommended operating conditions

Applicable to all portions of this specification unless otherwise noted.

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage	V_{CC}	3.0	3.3	3.6	V
	GND	0.0	0.0	0.0	V
I/O supply voltage	V_{CCQ}	3.0	3.3	3.6	V
	GND_Q	0.0	0.0	0.0	V
Input voltage	Address and control pins	V_{IH}	–	5.5	V
		V_{IL}	–0.5*	0.8	V
	I/O pins	V_{IH}	–	$V_{CC}+0.5$	V
		V_{IL}	–0.5*	0.8	V
Ambient operating temperature	T_a	0	–	70	°C

* V_{IL} min = -2.0V for pulse width less than $t_{RC}/2$.


Package dimensions



JEDEC	PQFP		TQFP	
	min	max	min	max
	MO-108		MO-136	
A1	0.25	0.45	0.05	0.15
A2	2.57	2.87	1.35	1.45
b	0.20	0.40	0.22	0.38
c	0.10	0.20	0.09	0.20
D	13.90	14.10	13.90	14.10
e	0.65		0.65	
E	19.90	20.10	19.90	20.10
Hd	17.00	17.40	15.90	16.10
He	23.00	23.40	21.90	22.10
L	0.65	0.95	0.45	0.75
L1	1.60		1.00	
q	0°	10°	0°	7°

PCB land pattern

This land pattern accommodates both PQFP and TQFP packages.



Symbol	Description	TQFP/PQFP	
		MIN	MAX
C1	Reference	15.98 ref.	
C2	Reference	21.98 ref.	
D1	Reference	12.35 ref.	
D2	Reference	18.85 ref.	
e	Pad pitch	0.65	
G1	Pad inner dimension	13.69	13.79
G2	Pad inner dimension	19.69	19.79
N	Pad count	100	
X	Pad width	0.35	0.38
Y	Pad length	2.24 ref.	
Z1	Pad outer dimension	18.16	18.26
Z2	Pad outer dimension	24.16	24.26

Notes

- 1 Pad requirement to accommodate two package types is larger than for one package type.
- 2 All dimensioning and tolerancing conform to ANSI Y14.5M-1982. Dimensions in mm.
- 3 Datums A--B and --D-- to be determined from the center two leads.
- 4 Based on the surface mount Design and Land Pattern Standard in IPC-SM-782 rev. A, subsection 11.3, 8/93 for PQFP.



Timing characteristics over operating range

Parameter	Symbol	-10		-13		-15		-17		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Cycle time	t_{CYC}	10	-	13	-	15	-	17	-	ns	
Clock access time (pipelined mode)	t_{CD}	-	5.5	-	7	-	8.5	-	10	ns	
Clock access time (flow-through mode)	t_{CDF}	-	12.5	-	13	-	14	-	15	ns	
Output enable to data valid	t_{OE}	-	4	-	5	-	6	-	7	ns	3
Clock HIGH to output LOW-Z	t_{LZC}	2	-	2	-	2	-	2	-	ns	5, 8, 15
Output hold from clock HIGH	t_{OH}	2	-	2	-	2	-	2	-	ns	5, 8
Output enable LOW to output LOW-Z	t_{LZOE}	2	-	2	-	2	-	2	-	ns	5, 8, 15
Output enable HIGH to output HIGH-Z	t_{HZOE}	-	4.5	-	5	-	6	-	6	ns	5, 8, 15
Clock HIGH to output HIGH-Z	t_{HZC}	-	4.5	-	5	-	6	-	6	ns	5, 8, 15
Clock HIGH pulse width	t_{CH}	3	-	4.5	-	5.5	-	6	-	ns	
Clock LOW pulse width	t_{CL}	3	-	4.5	-	5.5	-	6	-	ns	
Address setup to clock HIGH	t_{AS}	2	-	2.5	-	2.5	-	2.5	-	ns	9, 10
Address strobe setup to clock HIGH	t_{SS}	2	-	2.5	-	2.5	-	2.5	-	ns	9, 10
Data setup to clock HIGH	t_{DS}	2	-	2.5	-	2.5	-	2.5	-	ns	9, 10
Write setup to clock HIGH	t_{WS}	2	-	2.5	-	2.5	-	2.5	-	ns	9, 10
Address advance setup to clock HIGH	t_{ADVS}	2	-	2.5	-	2.5	-	2.5	-	ns	9, 10
Chip select setup to clock HIGH	t_{CSS}	2	-	2.5	-	2.5	-	2.5	-	ns	9, 10
Address hold from clock HIGH	t_{AH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	9, 10
Address status hold from clock HIGH	t_{SH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	9, 10
Data hold from clock HIGH	t_{DH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	9, 10
Write hold from clock HIGH	t_{WH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	9, 10
Address advance hold from clock HIGH	t_{ADVH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	9, 10
Chip select hold from clock HIGH	t_{CSH}	0.5	-	0.5	-	0.5	-	0.5	-	ns	9, 10
Output rise time (unloaded)	t_R	1	-	1	-	1	-	1	-	V/ns	5
Output fall time (unloaded)	t_F	1	-	1	-	1	-	1	-	V/ns	5
ZZ HIGH to snooze mode	t_{ZZ}	t_{CYC}	-	t_{CYC}	-	t_{CYC}	-	t_{CYC}	-	ns	
Snooze mode recovery	t_{ZZR}	-	t_{CYC}	-	t_{CYC}	-	t_{CYC}	-	t_{CYC}	ns	




Shaded areas contain preliminary information.

Notes


- This parameter is guaranteed but not tested.
- For test conditions, see AC Test Conditions, Figures A, B, C.
- \overline{OE} state is "don't care" when a byte write enable is sampled LOW.
- This parameter is sampled and not 100% tested.
- Read cycle is defined as byte write enables all HIGH or \overline{ADSP} LOW for required setup and hold times. Write cycle is defined as at least one byte write enable LOW and \overline{ADSP} HIGH for required setup and hold times.
- This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either \overline{ADSP} or \overline{ADSC} is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of CLK when chip is enabled. Chip enable must be valid at each rising edge of CLK with either \overline{ADSP} or \overline{ADSC} LOW to remain enabled.
- Typical values measured at 3.3V, 25°C and 20 ns cycle time.
- All voltages referenced to GND.
- Overshoot: $V_{IH} \leq +6.0V$ for $t \leq t_{CYC}/2$
Undershoot: $V_{IL} \geq -2.0V$ for $t \leq t_{CYC}/2$
Power up: $V_{IH} \leq +6.0V$ and $V_{CC} \leq 3.1V$ for $t \leq 200$ ms
- I_{CC} given with no output current. I_{CC} increases with faster cycle times and greater output loading.
- Transitions are measured ± 500 mV from steady state voltage. Output loading specified with $C_L = 5$ pF as in Figure C.
- t_{HZOE} is less than t_{LZOE} ; and t_{HZC} is less than t_{LZC} at any given temperature and voltage.
- Deselect = device inactive, in powered-down mode. Otherwise device active (not in powered-down mode).
- Mode pin exhibits input leakage current of $\pm 10\mu A$ in linear burst mode and has an internal pull-up.
- At least two clock cycles are required for entry or exit from sleep mode after ZZ assertion. ZZ specifications to comply with Intel documentation.



Key to switching waveforms

 Rising input
  Falling input
  Undefined output/don't care


Timing waveform of read cycle



Note: \oplus = XOR when MODE = HIGH/No Connect; \oplus = ADD when MODE = LOW. Refer to Burst sequence table on page 2.
 $\overline{WE}[0:3]$ is don't care.




Timing waveform of write cycle



Note: ⊕ = XOR when MODE = HIGH/No Connect; ⊕ = ADD when MODE = LOW. Refer to Burst sequence table on page 2.



Timing waveform of read/write cycle



Note: \oplus = XOR when MODE = HIGH/No Connect; \oplus = ADD when MODE = LOW. Refer to Burst sequence table on page 2.



AC test conditions

- Output Load: see Figure B, except for t_{LZC} , t_{LZOE} , t_{HZOE} , t_{HZC} see Figure C.
- Input Pulse Level: GND to 3V. See Figure A.
- Input Rise and Fall Time (Measured at 0.3V and 2.7V): 2 ns. See figure A.
- Input and Output Timing Reference Levels: 1.5V.




Figure A: Input Waveform




Figure B: Output Load (A)






Figure C: Output Load (B) for t_{LZC} , t_{LZOE} , t_{HZOE} , t_{HZC}

Typical DC and AC electrical characteristics



Timing waveform of power-down cycle¹⁹

(preliminary information)





Application connectivity examples




Figure A: Pentium 256KB cache




Figure B: Pentium 512KB two bank cache



Ordering information

Package \ Min Cycle Time	10 ns	13 ns	15 ns	17 ns
PQFP	AS7C33232F-10QC	AS7C33232F-13QC	AS7C33232-15QC	AS7C33232-17QC
TQFP	AS7C33232F-10TQC	AS7C33232F-13TQC	AS7C33232-15TQC	AS7C33232-17TQC

Shaded areas contain preliminary information.

Part numbering system

AS7C	3	3232	X	-XX	XX	C
SRAM prefix	3 = 3.3V supply	Device number	F = extended function	Minimum cycle time	Package: Q= PQFP TQ= TQFP	Commercial temperature range, 0°C to 70 °C

Representatives, distributors, and sales offices.

DOMESTIC REPS

ALABAMA

Concord Component
(205) 772-8883

ARKANSAS

Southern States Marketing
(214) 238-7500

CALIFORNIA

North
Brooks Technical
(415) 960-3880

LA Area
Competitive Tech.
(714) 450-0170

San Diego
ATS
(619) 634-1488

COLORADO
Technology Sales
(303) 692-8835

CONNECTICUT
Kitchen & Kutchin
(203) 239-0212

DELAWARE
Electro Tech
(610) 272-2125

FLORIDA
Micro-Electronic Comp.
Deerfield Beach
(954) 426-8944

Orlando
(407) 682-9602

Tampa
(813) 393-5011

GEORGIA
Concord Component
(770) 416-9597

HAWAII
Brooks Technical
(415) 960-3880

IDAHO
ES/Chase
(503) 684-8500

ILLINOIS
North
El-Mech
(312) 794-9100

South
CenTech
(314) 291-4230

INDIANA
CC Electro Sales
(317) 921-5000

KANSAS

CenTech
(816) 358-8100

KENTUCKY

CC Electro Sales
(317) 921-5000

LOUISIANA

Southern States Marketing

North
(214) 238-7500

South
(713) 895-8533

MAINE

Kitchen & Kutchin
(617) 229-2660

MARYLAND

Chesapeake Tech.
(301) 236-0530

MASSACHUSETTS

Kitchen & Kutchin
(617) 229-2660

MICHIGAN

Enco Group
(810) 338-8600

MINNESOTA

D. A. Case Associates
(612) 831-6777

MISSOURI

CenTech
(314) 291-4230

East

(314) 291-4230

West

(816) 358-8100

MISSISSIPPI

Concord Component
(205) 772-8883

MONTANA

ES/Chase
(503) 684-8500

NEBRASKA

CenTech
(816) 358-8100

NEVADA

Brooks Technical
(415) 960-3880

NEW HAMPSHIRE

Kitchen & Kutchin
(617) 229-2660

NEW JERSEY

North
ERA Associates
(800) 645-5500

South
Electro Tech
(610) 272-2125

NEW YORK

NYC
ERA Associates
(516) 543-0510

Upstate

Tri-Tech

Rochester

(716) 385-6500

Binghamton

(607) 722-3580

NORTH CAROLINA

Concord Component
(919) 846-3441

NORTH DAKOTA

D. A. Case Associates
(612) 831-6777

OHIO

Midwest Marketing Assoc.

Lyndhurst

(216) 381-8575

Dayton

(513) 433-2511

OKLAHOMA

Southern States Marketing
(214) 238-7500

OREGON

ES/Chase
(503) 684-8500

PENNSYLVANIA

East
Electro Tech
(610) 272-2125

West

Midwest Marketing
(216) 381-8575

RHODE ISLAND

Kitchen & Kutchin
(617) 229-2660

SOUTH CAROLINA

Concord Component
(919) 846-3441

SOUTH DAKOTA

D. A. Case Associates
(612) 831-6777

TENNESSEE

Concord Component
(205) 772-8883

TEXAS

Southern States Marketing

Austin
(512) 835-5822

Dallas
(214) 238-7500

Houston
(713) 895-8533

UTAH

Charles Fields & Assoc.
(801) 299-8228

VERMONT

Kitchen & Kutchin
(617) 229-2660

VIRGINIA

Chesapeake Tech.
(301) 236-0530

WASHINGTON

ES/Chase
(206) 823-9535

WEST VIRGINIA

Chesapeake Tech.
(301) 236-0530

WISCONSIN

D. A. Case Associates
(612) 831-6777

WYOMING

Technology Sales
(303) 692-8835

INTERNATIONAL REPS

AUSTRALIA

Dingley
R&D Electronics
+61-3-9558-0444

Bayswater
ACD
+61-3-9762-7644

CANADA

J-Squared Technologies

Ottawa
(613) 592-9540

Toronto
(905) 672-2030

Montreal
(514) 747-1211

Vancouver
(604) 473-4666

Calgary
(403) 291-6755

EUROPE

Britcomp Sales
Surrey, England
+44-1932 347077
+44-1932 346256

Munich, Germany
+49-894488496

Athlismons, France
+33-1-69387678

interACTIVE

Great Britain, Ireland
+44-1773-740263

Ramtec Int'l B.V.

Holland, Spain, Italy, Belgium, Hungary, Russia
+31-2526-21222

HONG KONG

Eastele Technology
+852-2798-8860

INDIA

Priya Electronics, Inc.
San Jose, CA USA
(408) 954-1866

Satcom Sales & Svcs.
+91-40-761-4675

ISRAEL

Eldis Technology
+972-9-562-666

JAPAN

Tokyo
Bussan Micro Electronics
+81-3-5421-1730

Kyoto
Rohm Co. Ltd.
+81-75-311-2121

KOREA
FM Korea
+82-596-3880
fm@ktnet.co.kr

Woo Young Tech
+822-369-7099

MALAYSIA
Exer Technologies
+60-4-657-9592

PUERTO RICO
Micro-Electronic Comp.
(787) 746-9897

SINGAPORE
Exer Technologies
+65-749-1349

TAIWAN

Asian Specific Tech.
+886-2-521-2363

Golden Way Electronics
+886-2-698-1868 x505

Puteam International
+886-2-729-0373

DISTRIBUTORS

All American
HQ: (305) 621-8282

Axis: Components, Inc.
HQ: (800) 556-0225

Future Electronics
HQ: (514) 594-7710

Interface Electronics
HQ: (800) 632-7792

Please contact your rep to locate a distributor near you

SALES OFFICES

HEADQUARTERS
Alliance Semiconductor
San Jose, CA
(408) 383-4900

NORTHEAST AREA
Alliance Semiconductor
Boston, MA
(617) 239-8127

TECHNICAL CENTER

TAIWAN
Alliance Semiconductor
Tel: +886-2-516-7995
Fax: +886-2-517-4928
alliance@netra.wow.net.tw

Alliance Semiconductor reserves the right to make changes in this data sheet at any time to improve design and supply the best product possible. Publication of advance information does not constitute a commitment to produce or supply the product described. The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement. Alliance products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of Alliance. ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor Corporation. All other trademarks are property of their respective holders.

ALLIANCE SEMICONDUCTOR

3099 North First Street San Jose, CA 95134 Tel (408) 383-4900 Fax (408) 383-4999